


Fig. 1









Fig. 3A



...









Fig. 4A



9/24

```
ENTITY FXUCHK IS
                        PORT(
                                       SIN
                                                                    IN std_ulogic;
                                       Q IN
                                                                    IN std ulogic;
                                       RIN
                                                                   IN std ulogic;
                                       clock
                                                                   IN std ulogic;
                                       fails
                                                                   OUT std_ulogic_vector(0 to 1);
                                                                   OUT std_ulogic_vector(0 to 2);
                                       counts
                                                                   OUT std_ulogic_vector(0 to 1);
                                       harvests
                                 );
              --!! BEGIN
             --!! Design Entity: FXU;
               --!! inputs
             :: 5_IN =>
--!! Q_IN =>
--!! R_IN =>
--!! CLOCK =>
--!! End Inputs
                                                     B.C.S;
                                                     A.Q;
                                                     R;
                                                     clock;
           --!! Fail Outputs;

--!! 0 : "Fail message for failure event 0";

--!! 1 : "Fail message for failure event 1";

--!! End Fail Outputs;
                                                                                                                                      440
                                                                                        -451
           --!! Count Outputs;

--!! 0 : <event0 > clock;


--!! 1 : <event1 > clock;


--!! 2 : <event2 > clock;


--!! End Count Outputs;
          --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ₹ --!! End;
             ARCHITECTURE example of FXUCHK IS
             BEGIN
                      ... HDL code for entity body section ...
             END;
```

Fig. 40















Fig. 5B












Fig. 8A Prior Art

18/24




Fig. 8B Prior Art

19/24

```
ENTITY FSM IS
     PORT(
              ....ports for entity fsm....
          );
     ARCHITECTURE FSM OF FSM IS
     BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm_state(0 to 2) <= ... Signal 801 ...
      853 <--!! Embedded FSM: examplefsm;
      859 ← --!! clock
                                : (fsm_clock);
      8 5 4 -{ --!! state_vector : (fsm_state(0 to 2));
      855 √ --!! states
                           : (S0, S1, S2, S3, S4);
                                                                       852 ≻860
      856 <-!! state_encoding: ('000', '001', '010', '011', '100');
                             : (S0 = > S0, S0 = > S1, S0 = > S2,
             --!! arcs
                               (S1 = > S2, S1 = > S3, S2 = > S2,
                                (S2 = > S3, S3 = > S4, S4 = > S0);
      858-{ --!! End FSM;
     END;
```

Fig. 80






Fig. 9




<instantiation identifier>. <instrumentation entity name>. <design entity name>. <eventname>

Fig. 10B



<instantiation identifier>.<design entity name>.<eventname>



```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C